Serial Communication Interface (SCI)
8.2.1 Receive Data (RXD)
This input signal receives byte-oriented serial data and transfers the data to the SCI receive shift
register. Asynchronous input data is sampled on the positive edge of the receive clock (1 × SCLK )
if the SCI Clock Polarity (SCKP) bit is cleared. RXD can be configured as a GPIO signal ( PE0 )
when the SCI RXD function is not in use.
8.2.2 Transmit Data (TXD)
This output signal transmits serial data from the SCI transmit shift register. Data changes on the
negative edge of the asynchronous transmit clock ( SCLK ) if SCKP is cleared. This output is stable
on the positive edge of the transmit clock. TXD can be programmed as a GPIO signal ( PE1 ) when
the SCI TXD function is not in use.
8.2.3 SCI Serial Clock (SCLK)
This bidirectional signal provides an input or output clock from which the transmit and/or receive
baud rate is derived in Asynchronous mode and from which data is transferred in Synchronous
mode. SCLK can be programmed as a GPIO signal ( PE2 ) when the SCI SCLK function is not in use.
This signal can be programmed as PE2 when data is being transmitted on TXD , since the clock
does not need to be transmitted in Asynchronous mode. Because SCLK is independent of SCI data
I/O, there is no connection between programming the PE2 signal as SCLK and data coming out the
TXD signal.
8.3 SCI After Reset
There are several different ways to reset the SCI:
Hardware RESET signal
Software RESET instruction:
Both hardware and software resets clear the port control register bits, which configure all
I/O as GPIO input. The SCI remains in the Reset state as long as all SCI signals are
programmed as GPIO ( PC2 , PC1 , and PC0 all are cleared); the SCI becomes active only
when at least one of the SCI I/O signals is not programmed as GPIO.
Individual reset:
During program execution, the PC2, PC1, and PC0 bits can all be cleared (that is,
individually reset), causing the SCI to stop serial activity and enter the Reset state. All SCI
status bits are set to their reset state. However, the contents of the SCR remain unaffected
so the DSP program can reset the SCI separately from the other internal peripherals.
During individual reset, internal DMA accesses to the data registers of the SCI are not
valid, and the data is unknown.
Stop processing state reset (that is, the STOP instruction)
Executing the STOP instruction halts operation of the SCI until the DSP is restarted,
DSP56311 User’s Manual, Rev. 2
8-4
Freescale Semiconductor
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT